

FIG. 1




FIG. 2




FIG. 3

D S T	(2) (1) (0)	CPU INSTRUCTION EXECUTION STATE ORDINARY INSTRUCTION EXECUTION END (EXECUTION END IN ADDRESS SEQUENCE)	PC RELATIVE BRANCH INSTRUCTION EXECUTION	PC ABSOLUTE BRANCH INSTRUCTION EXECUTION	IDLE CYCLE	MATCH WITH INSTRUCTION BREAK DURING ORDINARY INSTRUCTION EXECUTION	MATCH WITH INSTRUCTION BREAK DURING PC RELATIVE BRANCH INSTRUCTION EXECUTION	MATCH WITH INSTRUCTION BREAK DURING PC ABSOLUTE BRANCH INSTRUCTION EXECUTION	BREAK SPACE (DEBUGGING MODE)
	0 0 0				0 - -	1 0 0	1 0 -	1 - 0	- - -
	0 0 -				0 - -	0 - -	0 - -	0 - -	- - -
	0 - 0				0 - -	0 - -	0 - -	0 - -	- - -
310	{ - -				0 - -	0 - -	0 - -	0 - -	- - -
312	→ - -				0 - -	0 - -	0 - -	0 - -	- - -

FIG. 4A

OUTPUT DURING ORDINARY OPERATION

350 MATCH WITH INSTRUCTION BREAK #2352 MATCH WITH IN-
354 MATCH WITH INSTRUCTION BREAK #2356 MATCH WITH IN-




FIG. 4B

OUTPUT DURING REPEATED MATCHES WITH INSTRUCTION BREAKS





FIG. 4C

TO BE TRACED



5 / 13

FIG. 5




FIG.6

6/13




FIG. 7





FIG. 8

8 / 13



9 / 13

FIG. 9A






FIG. 9B




10/13

FIG.10



10/13 (con't)

FIG.10 (con't)



11/13

FIG.11A




FIG.11B




FIG.12A




FIG.12B





FIG.12C



13/13

FIG. 13A




FIG. 13B




FIG. 13C

